Skip to content
GitLab
Explore
Sign in
Primary navigation
Search or go to…
Project
T
Tareas Instrumentación 2021-A
Manage
Activity
Members
Labels
Plan
Issues
0
Issue boards
Milestones
Wiki
Code
Merge requests
0
Repository
Branches
Commits
Tags
Repository graph
Compare revisions
Snippets
Build
Pipelines
Jobs
Pipeline schedules
Artifacts
Deploy
Releases
Package Registry
Container Registry
Model registry
Operate
Environments
Terraform modules
Monitor
Incidents
Analyze
Value stream analytics
Contributor analytics
CI/CD analytics
Repository analytics
Model experiments
Help
Help
Support
GitLab documentation
Compare GitLab plans
Community forum
Contribute to GitLab
Provide feedback
Keyboard shortcuts
?
Snippets
Groups
Projects
Show more breadcrumbs
Carlos Andres Pinzon Osorio
Tareas Instrumentación 2021-A
Commits
421b347c
Commit
421b347c
authored
4 years ago
by
Carlos Andres Pinzon Osorio
Browse files
Options
Downloads
Patches
Plain Diff
Upload New File
parent
425287b9
No related branches found
No related tags found
No related merge requests found
Changes
1
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
Tarea Circuitos Simulados/invsumamp.asc
+85
-0
85 additions, 0 deletions
Tarea Circuitos Simulados/invsumamp.asc
with
85 additions
and
0 deletions
Tarea Circuitos Simulados/invsumamp.asc
0 → 100644
+
85
−
0
View file @
421b347c
Version 4
SHEET 1 880 680
WIRE 96 -16 -64 -16
WIRE 208 -16 176 -16
WIRE -64 80 -64 64
WIRE 96 80 -16 80
WIRE 208 80 208 -16
WIRE 208 80 176 80
WIRE 288 80 208 80
WIRE -208 96 -208 80
WIRE -144 96 -208 96
WIRE -144 112 -144 96
WIRE -208 144 -208 96
WIRE -16 176 -16 160
WIRE 96 176 32 176
WIRE 208 176 208 80
WIRE 208 176 176 176
WIRE 240 176 208 176
WIRE 368 192 368 80
WIRE 368 192 304 192
WIRE 464 192 368 192
WIRE 240 208 208 208
WIRE 32 272 32 256
WIRE 208 288 208 208
FLAG -64 80 0
FLAG -16 176 0
FLAG 32 272 0
FLAG -144 112 0
FLAG 208 288 0
FLAG 464 192 Vout
FLAG -208 0 Vs+
FLAG 272 160 Vs+
FLAG -208 224 Vs-
FLAG 272 224 Vs-
SYMBOL OpAmps\\OP77 272 128 R0
SYMATTR InstName U1
SYMBOL res 192 160 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R1
SYMATTR Value 50k
SYMBOL res 192 64 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R2
SYMATTR Value 10k
SYMBOL res 192 -32 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R3
SYMATTR Value 20k
SYMBOL res 384 64 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R4
SYMATTR Value 100k
SYMBOL voltage -16 64 R0
WINDOW 3 24 96 Left 1
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value SINE(0 200m 50 0 0 0 10)
SYMBOL voltage 32 160 R0
WINDOW 3 24 96 Left 1
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value SINE(0 300m 50 0 0 0 10)
SYMBOL voltage -208 -16 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V4
SYMATTR Value 15
SYMBOL voltage -208 128 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V5
SYMATTR Value 15
SYMBOL voltage -64 -32 R0
WINDOW 3 24 96 Left 1
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value SINE(0 100m 50 0 0 0 10)
TEXT -242 312 Left 2 !.tran 0.06
This diff is collapsed.
Click to expand it.
Preview
0%
Loading
Try again
or
attach a new file
.
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Save comment
Cancel
Please
register
or
sign in
to comment